

20ES017 - DSP Processors

UNIT-I

L-09

ARCHITECTURES FOR PROGRAMMABLE DIGITAL SIGNAL PROCESSING DEVICES: Introduction, Basic Architectural Features, DSP Computational Building Blocks, Bus Architecture and Memory, Data Addressing Capabilities, Address Generation Unit, Programmability and Program Execution, Speed Issues, Features for External Interfacing.

UNIT-II

L-09

PROGRAMMABLE DIGITAL SIGNAL PROCESSORS : Introduction, Commercial Digital Signal- processing Devices, Data Addressing Modes of TMS320C54xx Digital Signal Processors, Data Addressing Modes of TMS320C54xx Processors, Memory Space of TMS320C54xx Processors, Program Control.

UNIT-III

L-09

DSP PROGRAMMING AND OPERATIONS: TMS320C54xx Instructions and Programming, Programming for IIR, FIR, FFT etc., On-Chip peripherals, Interrupts of TMS320C54xx Processors, Pipeline Operation of TMS320C54xx Processors.

UNIT-IV

L-09

INTERFACING MEMORY AND PARALLEL I/O PERIPHERALS TO PROGRAMMABLE DSP DEVICES:

Introduction, Memory Space Organization, External Bus Interfacing Signals, Memory Interface, Parallel I/O Interface, Programmed I/O, Interrupts and I/O, Direct Memory Access (DMA)

UNIT-V

L-09

INTERFACING SERIAL CONVERTERS TO A PROGRAMMABLE DSP DEVICE: Introduction, Synchronous Serial Interface, A multi-channel Buffered Serial Port (McBSP), McBSP Programming, A CODEC Interface Circuit, CODEC Programming, A CODEC-DSP Interface Example

TEXTBOOKS:

1. Lapsley et al., "DSP Processor Fundamentals, Architectures & Features", S. Chand & Co, 2000.
2. "Digital Signal Processing", A. Singh & S. Srinivasan, Thomson Learning.

REFERENCE BOOKS:

1. B. Venkata Ramani and M. Bhaskar, "Digital Signal Processors, Architecture, Programming and Applications", TMH, 2004.
2. Jonatham Stein, "Digital Signal Processing", John Wiley, 2000.
3. Embedded Dsp Processor Design Application Specific Instruction Set Processors by Liu Shroff (2008).